Candidate should possess Bachelors/Masters in CS/EE from a reputed university/institution. Good understanding of HDLs (Verilog, System Verilog or VHDL).
Proficient in C, C++, Unix/Linux environment and tools
Expertize in Data structures and Algorithms
Good programming, analytical and problem solving skills
Preferred:Simulation or emulation,HDL Parsing, analysis and elaboration
Looking for a software engineer minimum BTech/BE (CS/ECE) from a reputed institution with good programming, data structures, algorithmic, analytical and communication skills. We are looking for a Software Engineer with interest in EDA domain to join our R&D team. The candidate will be responsible for development and support of software for the emulation of HDLs on an FPGA based platform.
Experience : 1 Year
Salary : Not specified
Job Location : Noida
Qualification : BE/B.Tech, ME/M.Tech
Company Name : Synopsys Inc
Company Address : NA
Company Profile : Synopsys Inc. (Nasdaq:SNPS) is a leader in electronic design automation (EDA) and semiconductor intellectual property (IP),Synopsys’ comprehensive, integrated portfolio of system-level, IP, implementation, verification, manufacturing, optical and field-programmable gate array (FPGA) solutions help address the key challenges designers face such as power and yield management, system-to-silicon verification and time-to-results. For more than 25 years, Synopsys has been at the heart of accelerating electronics innovation with engineers around the world having used Synopsys technology to successfully design and create billions of chips and systems.
|Click here to Apply|
23-01-2017 , 24-01-2017